




Qualcomm Technologies, Inc.



WGR7640 GNSS RF Receiver IC Device Specification

July 2015

© 2015 Qualcomm Technologies, Inc. All rights reserved.

MSM and Qualcomm Snapdragon are products of Qualcomm Technologies, Inc. Other Qualcomm products referenced herein are products of Qualcomm Technologies, Inc. or its other subsidiaries.

DragonBoard, MSM, Qualcomm and Snapdragon are trademarks of Qualcomm Incorporated, registered in the United States and other countries. All Qualcomm Incorporated trademarks are used with permission. Other product and brand names may be trademarks or registered trademarks of their respective owners.

This technical data may be subject to U.S. and international export, re-export, or transfer ("export") laws. Diversion contrary to U.S. and international law is strictly prohibited.

Use of this document is subject to the license set forth in Exhibit 1.

Qualcomm Technologies, Inc.
5775 Morehouse Drive
San Diego, CA 92121
U.S.A.

LM80-P0436-31 Rev. A

Revision history

Revision	Date	Description
A	July 29, 2015	Initial release

Contents

1 Overview	5
1.1 Documentation overview	5
1.2 WGR7640 IC introduction	6
1.3 WGR7640 IC features	7
1.3.1 WGR7640 IC GNSS receive path	7
1.3.2 WGR7640 IC LO generation and distribution circuits	7
1.3.3 WGR7640 IC digital interfaces	8
1.3.4 Package features	8
1.4 Summary of key WGR7640 IC features	8
1.5 Terms and acronyms	8
2 Pin Definitions	10
2.1 I/O parameter definitions	11
2.2 Pin descriptions	11
3 Electrical Specifications	13
3.1 WGR7640 IC absolute maximum ratings	13
3.2 Recommended operating conditions	14
3.3 DC power characteristics	14
3.3.1 Average operating current	14
3.4 Digital logic characteristics	14
3.5 Support functions	15
3.6 GNSS receiver performance	15
4 Mechanical Information	17
4.1 Device physical dimensions	17
4.2 Part marking	17
4.3 Device ordering information	18
4.4 Device moisture-sensitivity level	19
4.5 Thermal characteristics	19
5 Carrier, Storage, and Handling Information	20
5.1 Carrier	20
5.1.1 Tape and reel information	20
5.2 Storage	21
5.2.1 Storage conditions	21
5.2.2 Out-of-bag duration	21
5.2.3 Handling	21
5.2.4 Electrostatic discharge	22
6 PCB Mounting Guidelines	23
6.1 Land pad and stencil design	23
6.2 Daisy-chain interconnect drawing	23
6.3 SMT development and characterization	23
6.4 SMT peak package body temperature	24
6.5 SMT process verification	24

7 Part Reliability	25
7.1 Reliability qualifications summary	25
7.2 Qualification sample description	26

Figures

Figure 1-1 WGR7640 IC functional block diagram and example application	7
Figure 2-1 WGR7640 IC pin assignments (top view)	10
Figure 4-1 17 WLNSP outline drawing	17
Figure 4-2 WGR7640 part marking (top view – not to scale)	17
Figure 4-3 Device identification code	18
Figure 5-1 Carrier tape drawing with part orientation	20
Figure 5-2 Tape handling	21

Tables

Table 1-1 WGR7640 IC documents	5
Table 1-2 Key WGR7640 IC features.....	8
Table 1-3 Terms and acronyms	8
Table 2-1 I/O description (pad type) parameters.....	11
Table 2-2 Receiver RF pin descriptions	11
Table 2-3 Receiver baseband pin descriptions	11
Table 2-4 Support functions pin descriptions	11
Table 2-5 Power pins	12
Table 2-6 Ground pins	12
Table 3-1 Absolute maximum ratings.....	13
Table 3-2 Recommended operating conditions.....	14
Table 3-3 Average operating current.....	14
Table 3-4 Digital I/O characteristics	14
Table 3-5 TCXO input performance specifications.....	15
Table 3-6 GNSS receiver performance specifications.....	15
Table 4-1 Part marking line descriptions.....	18
Table 4-2 Device identification code details.....	18
Table 4-3 Device thermal resistance.....	19
Table 6-1 Typical SMT reflow profile conditions (for reference only).....	24
Table 7-1 WGR7640 reliability evaluation	25

1 Overview

1.1 Documentation overview

This document contains a description of the chipset capabilities. Not all features are available, nor are all features supported in the software.

NOTE: Enabling some features may require additional licensing fees.

This document is part of a set of documents that describes the WGR7640 RF integrated circuits (IC) and how best to use them. The WGR7640 IC is a dedicated global navigation satellite services (GNSS) radio frequency (RF) receiver.

Technical information for these devices is primarily covered by the documents listed in [Table 1-1](#), and all documents should be studied for a thorough understanding of the device and its applications.

Table 1-1 WGR7640 IC documents

Document number	Title and description
LM80-P0436-31 (this document)	<i>WGR7640 GNSS RF Receiver IC Device Specification</i> Provides all the WGR7640 device electrical and mechanical specifications. Additional material includes pin assignments; shipping, storage, and handling instructions; PCB mounting guidelines; and part reliability. This document can be used by company purchasing departments to facilitate procurement.
LM80-P0436-30	<i>WGR7640 IC Device Revision Guide</i> Provides a history of WGR7640 device revisions. This document explains how to identify the various device revisions, and discusses known issues (or bugs) for each revision and how to work around them
LM80-P0436-29	<i>WGR7640 IC GNSS RF Receiver Design Guidelines</i> Provides detailed descriptions of all WGR7640 IC functions and interfaces, including its various operating modes. Example applications are presented first, and then specific design topics such as layout guidelines, power-distribution recommendations, external-component recommendations, and troubleshooting techniques are addressed.

This WGR7640 IC specification is organized as follows:

- Chapter 1** Provides an overview of WGR7640 IC documentation, gives a high-level functional description of the WGR7640 ICs, describes device features, and lists terms and acronyms used throughout this document.
- Chapter 2** Defines the IC pin assignments.
- Chapter 3** Defines the IC electrical performance specifications, including absolute maximum ratings and recommended operating conditions.
- Chapter 4** Provides the visible markings and ordering information for the WGR7640 device.
- Chapter 5** Describes the physical dimensions and the tape and reel packaging of the WGR7640 device.
- Chapter 6** Provides specifications for mounting WGR7640 IC parts.
- Chapter 7** Presents WGR7640 IC reliability data, including definition of the qualification samples and a summary of qualification test results.

1.2 WGR7640 IC introduction

The WGR7640 IC is a highly integrated RF complementary metal oxide semiconductor (CMOS) receiver IC.

Key WGR7640 functions include:

- GNSS receiver input for GPS, GLONASS, COMPASS operation
- GNSS RF-to-baseband quadrature downconverter
- An analog GNSS baseband interface to the baseband device
- GNSS Rx local oscillator (LO) source
- Voltage-controlled oscillator (VCO) and phase lock loop (PLL) circuits that support GNSS operating bands
- Option to support an external low-noise amplifier (LNA)
- Low operating voltages save battery current and allows the WLP GPS receiver (WGR) IC power to be supplied by the power management integrated circuit's (PMIC) switched-mode power supply (SMPS) circuits
- singlewire serial bus interface (SSBI) for efficient initialization, status, and control

The WGR7640 device is fabricated using an advanced RF CMOS process that accommodates high-frequency, high-precision analog circuits and low-power CMOS functions. Designed to operate with low-voltage power supplies, they are compatible with single-cell Li-Ion batteries.

This device is available in the 17-pin wafer-level nanoscale package (17 WLNSP) and is supplemented by a processor IC, such as the APQ8094, to create a GNSS receiver solution that reduces part count and printed circuit board (PCB) area.

The functional block diagram for the WGR7640 IC is shown in Figure 1-1. Major WGR7640 IC functional blocks are described in Section 1.3.




Figure 1-1 WGR7640 IC functional block diagram and example application

1.3 WGR7640 IC features

1.3.1 WGR7640 IC GNSS receive path

The WGR7640 IC GNSS input path is followed by a dedicated downconverter. The GNSS downconverter output drives a single set of baseband filters. The baseband analog output (in-phase and quadrature differential signals) are fed to the GNSS analog-to-digital converter (ADC) on the application-only processor – Qualcomm (APQ) device. The digital I/Q output of the APQ ADC goes to the GNSS engine for further processing.

1.3.2 WGR7640 IC LO generation and distribution circuits

The integrated local oscillator (LO) generation and distribution circuits are driven by internal VCOs to support various modes to yield highly flexible quadrature LO outputs to the GNSS downconverter. With the help of these LO generation and distribution circuits, it is possible to translate the signal from the RF to the baseband.

The WGR7640 IC has a dedicated synthesizer used for GNSS operation. This synthesizer provides the LO for the GNSS receiver.

For the WGR7640 IC, an external 19.2 MHz input signal obtained from the power management IC (PMIC) device is required to provide the synthesizer frequency reference to which the PLL is phase- and frequency-locked.

The WGR7640 IC integrates all of the phase-locked loop (PLL) filter components on-chip. With the integrated PLL synthesizers, the WGR7640 IC has the advantage of more flexible loop bandwidth control, fast lock time, and low integrated phase error.

1.3.3 WGR7640 IC digital interfaces

Most control and status commands are communicated through the WGR7640 IC single-line serial bus interface (SSBI), which enables efficient initialization, control of device operating modes and parameters, verification of programmed parameters, and frequency lock status reports. The baseband device SSBI controller is master while the WGR7640 IC is the slave.

1.3.4 Package features

- 17-pin wafer-level nanoscale package (17 WLNSP)
- $2.07 \times 1.51 \times 0.63$ mm outline
- 0.4 mm pitch
- Many ground pins for better electrical grounding, mechanical strength, and thermal continuity

1.4 Summary of key WGR7640 IC features

Table 1-2 Key WGR7640 IC features

Feature	WGR7640 capability
GNSS – supported modes	Standalone, GPS, GLONASS, COMPASS
Integrated GNSS RF receiver	Dedicated circuits support GPS, GLONASS, and COMPASS
SSBI	Efficient initialization, status, and control
External LNA	Optional
Fabrication technology	65 nm RF CMOS
Small, thermally efficient package	17 WLNSP: $2.07 \times 1.51 \times 0.63$ mm; 0.4 mm pitch

1.5 Terms and acronyms

A summary of terms and acronyms used within this document is provided for the reader's convenience.

Table 1-3 Terms and acronyms

Term or acronym	Definition
ADC	Analog to digital converter
AGC	Automatic gain control
API	Application programming interface
APQ	Application-only processor
CDM	Charge-device model
CMOS	Complementary metal oxide semiconductor
CP	Charge pump
FAQ	Fast acquisition
GNSS	Global navigation satellite services
HBM	Human-body model

Term or acronym	Definition
IC	Integrated circuit
I/Q	In-phase/quadrature-phase
LIF	Low-IF
LNA	Low-noise amplifier
LO	Local oscillator
PCB	Printed circuit board
PLL	Phase-locked loop
PM	Power management
PMIC	Power management IC
QCA	Qualcomm Atheros
RF	Radio frequency
SMPS	Switched-mode power supplies
SSBI	Single-wired serial bus interface
VCO	Voltage-controlled oscillator
VCTCXO	Voltage-controlled temperature-compensated crystal oscillator. Referred to as TCXO in this document.
WGR	WLP GPS Receiver
WLNSP	Wafer-level nanoscale package

2 Pin Definitions

The highly integrated WGR7640 device is available in the 17 WLNSP that includes several ground pins for electrical grounding, mechanical strength, and thermal continuity. See Chapter 4 for package details. A high-level view of the pin assignments is shown in [Figure 2-1](#).




Figure 2-1 WGR7640 IC pin assignments (top view)

2.1 I/O parameter definitions

Table 2-1 I/O description (pad type) parameters

Symbol	Description
Pad attribute	
AI	Analog input (does not include pad circuitry)
AO	Analog output (does not include pad circuitry)
B	Bidirectional digital with CMOS input
DI	Digital input (CMOS)
DO	Digital output (CMOS)

2.2 Pin descriptions

WGR7640 pins are grouped according to their functionality and are described below. Each functional grouping is presented in its own table:

[Table 2-2](#), Receiver RF

[Table 2-3](#), Receiver baseband

[Table 2-4](#), Support functions

[Table 2-5](#), Power supply pins

[Table 2-6](#), Ground pins

Table 2-2 Receiver RF pin descriptions

Pin number	Pin name	Pin type*	Functional description
2	RF_P	AI	GNSS LNA input, plus
4	RF_M	AI	GNSS LNA input, minus

* Pin type acronyms are defined in [Table 2-1](#).

Table 2-3 Receiver baseband pin descriptions

Pin number	Pin name	Pin type*	Functional description
6	BB_I_M	AO	GNSS receiver baseband in-phase output, minus
9	BB_I_P	AO	GNSS receiver baseband in-phase output, plus
11	BB_Q_M	AO	GNSS receiver baseband quadrature output, minus
14	BB_Q_P	AO	GNSS receiver baseband quadrature output, plus

* Pin type acronyms are defined in [Table 2-1](#).

Table 2-4 Support functions pin descriptions

Pin number	Pin name	Pin type*	Functional description
8	SSBI	DI, DO	Single-wire serial bus interface for GNSS functions
15	TCXO	AI	19.2 MHz reference clock input

* Pin type acronyms are defined in [Table 2-1](#).

Table 2-5 Power pins

Pin number	Pin name	Description
5	VDD_RF_1P3	Power for GNSS analog circuits
13	VDD_RF_1P3	Power for GNSS analog circuits
16	VDD_RF_1P3	Power for GNSS analog circuits
17	VDD_DIG_1P8	Power for GNSS digital circuits

Table 2-6 Ground pins

Pin numbers	Pin name	Description
1, 3, 7, 10, 12	GND	Ground

3 Electrical Specifications

3.1 WGR7640 IC absolute maximum ratings

Operating WGR7640 ICs under conditions beyond their absolute maximum ratings ([Table 3-1](#)) may damage the device. Absolute maximum ratings are limiting values to be considered individually when all other parameters are within their specified operating range. Functional operation and specification compliance under any absolute maximum rating condition, or after exposure to any of these conditions, is not guaranteed or implied. Exposure may affect device reliability.

Table 3-1 Absolute maximum ratings

Parameter		Min	Typ	Max	Unit
Power supply voltages					
V _{DD_DIG_1P8}	Power for digital circuits	-0.50	–	1.91	V
V _{DD_X_1P3} ¹	Power for analog circuits	-0.50	–	1.38	V
Signal pins					
V _{IN} ²	Voltage on any nonpower input or output supply pin	-0.50	–	V _{DDX}	V
<i>ESD protection</i> – see Chapter 7					
<i>Thermal conditions</i> – see Chapter 4					

¹ 'X' represents the remaining characters in the pin name; see [Table 2-5](#) for the complete VDD pin names

² vDDX is the supply voltage associated with the input or output pin to which the test voltage is applied.

3.2 Recommended operating conditions

Operating conditions include parameters that are under the control of the user – power supply voltage and ambient temperature (Table 3-2). The WGR7640 ICs meet all performance specifications listed in Section 3.3 through Section 3.6 and their subsections when used within the recommended operating conditions, unless otherwise noted in those sections (provided the absolute maximum ratings have never been exceeded).

Table 3-2 Recommended operating conditions

Parameter		Min	Typ	Max	Units
Power supply voltages					
V _{DD_DIG_1P8}	Power for digital circuits	1.70	1.80	1.91	V
V _{DD_X_1P3} ³	Power for analog circuits	1.22	1.225	1.38	V
Thermal condition					
T _C	Case operating temperature	-30	+25	+85	°C

3.3 DC power characteristics

3.3.1 Average operating current

Table 3-3 Average operating current

Mode	Without ELNA	With ELNA	Units
WGR7640 1.3 V total	22.70	17.20	mA
WGR7640 1.8 V total	0.15	0.15	mA

NOTE: The above current consumption numbers are typical measured values for GPS and GLONASS; and do not include Beidou.

3.4 Digital logic characteristics

NOTE: Information listed in this section is preliminary and is subject to change.

Table 3-4 Digital I/O characteristics

Parameter	Comments ⁴	Min	Max	Unit
V _{IH}	High-level input voltage	0.65 * V _{DDX}	1.91	V
V _{IL}	Low-level input voltage	0	0.35 * V _{DDX}	V
I _{IL}	Input low leakage current	V _{DDX} = maximum V _{in} = 0 to V _{DDX}	1	μA
V _{OH}	High-level output voltage	V _{DDX} = minimum	1.91	V

³ 'X' represents the remaining characters in the pin name; see Table 2-5 for the complete VDD pin name.

⁴ v_{DDX} is the supply voltage associated with the digital I/O pin being tested (connected to VDD_DIG_1P8 pin).

Parameter		Comments ⁴	Min	Max	Unit
V _{OL}	Low-level output voltage	V _{DDX} = maximum	0	0.45	V
C _{in-d}	Input capacitance (digital inputs)		15	10	pF
C _{I-d}	Load capacitance (digital outputs)		15	10	pF

3.5 Support functions

Most performance specifications pertaining to support functions are simply the digital I/O characteristics listed in [Table 3-4](#). One analog function warrants specification: the frequency reference input to on-chip clock circuits.

The RF transceiver circuits require a 19.2 MHz reference signal that is generated by the PMIC and applied to the WGR device's TCXO pin; this pin's input characteristics are listed in [Table 3-5](#).

Table 3-5 TCXO input performance specifications

Parameter	Comments	Min	Typ	Max	Unit
Input frequency range	19.2 MHz signal is required.	–	19.2	–	MHz
Input impedance					
Resistance		–	2.5	–	kΩ
Capacitance		–	3	–	pF
Input amplitude		0.8	–	1.8	V _{pp}

3.6 GNSS receiver performance

The GNSS receiver supports GPS and GLONASS – with and without an external LNA (ELNA). Pertinent specifications are given in [Table 3-6](#). The goal for QCA is to support the design without external GNSS LNA. QCA recommends an external GNSS LNA as a backup option.

Table 3-6 GNSS receiver performance specifications

Parameter	Comments	Min	Typ	Max	Unit
Common specs (with and without ELNA)					
Input VSWR (in-band)	50 Ω with external match	–	–	2.0:1	–
Input frequency					
GPS	Center frequency (FC) = 'L1'	1574.4	–	1576.4	MHz
GLONASS	Center frequency (FC) = 1602 MHz	2 1598	–	2 1606	MHz
Output load capacitance	I and Q, each single ended	–	–	20	pF
Without ELNA					
Voltage conversion gain		68	70	72	dB
Noise figure	Using 0402 inductors (Q > 27) for input matching				
High linearity mode		–	2.0	3.2	dB
Low power mode		–	1.8	3.0	dB

Parameter	Comments	Min	Typ	Max	Unit
Input IP3					
High linearity mode	J1 = -20 @ FC + 138; J2 = -68 @ FC + 275.8*	-2.5	-1.0	–	dBm
Low power mode	J1 = -43 @ FC + 138; J2 = -68 @ FC + 275.8*	-9.0	-5.0	–	dBm
Input IP2					
High linearity mode	J1 = -23 @ FC + 135; J2 = -46 @ FC + 135.2*	+81	+92	–	dBm
Low power mode	J1 = -46 @ FC + 135; J2 = -46 @ FC + 135.2*	+48	+78	–	dBm
With ELNA (optional)					
Voltage conversion gain		51	53	55	dB
Noise figure	Using 0402 inductors (Q > 27) for input matching	–	3.0	4.0	dB
Input IP3	J1 = -43 @ FC + 138; J2 = -59 @ FC + 275.8*	-9.0	-3.0	–	dBm
Input IP2	J1 = -46 @ FC + 135; J2 = -46 @ FC + 135.2*	+48	+66	–	dBm

* Jammer levels have units of dBm; frequency offsets from center frequency (FC) have units of MHz.

4 Mechanical Information

4.1 Device physical dimensions

The WGR7640 is available in the 17-pin wafer-level nanoscale package (17 WLNSP) that includes dedicated ground pins for improved grounding, mechanical strength, and thermal continuity. The 17 WLNSP has a 2.07 mm by 1.51 mm body with a maximum height of 0.63 mm. Pin 1 is located by an indicator mark on the top of the package and by the ball pattern when viewed from below.




Figure 4-1 17 WLNSP outline drawing

4.2 Part marking



Figure 4-2 WGR7640 part marking (top view – not to scale)

Table 4-1 Part marking line descriptions

Line	Marking	Description
1	XXXXXXXX	XXXXXXXX = traceability number
2	FIIR##	F = supply source code ▪ F = A for TSMC II = item identifier ▪ See Table 4-2 for assigned values R = product revision – also indicates hardware ID value ▪ See Table 4-2 for assigned values ## = 2 digit wafer number

Table 4-2 Device identification code details

WGR variant	II value	R value
ES1 type		
WGR7640	03	1
CS type		
WGR7640	03	2

NOTE: For complete marking definitions of all WGR7640 IC variants and revisions, refer to the *WGR7640 IC Device Revision Guide* (LM80-NT441-13).

4.3 Device ordering information

This device can be ordered using the identification code shown in [Figure 4-3](#) and explained below.




Figure 4-3 Device identification code

The product revision code (R) reflects only die revisions. A source configuration code (S) has been added to reflect all qualified sourcing combinations (i.e., multiple F codes).

An example can be as follows: WGR-7640-0-17WLNSP-TR-00-0.

Device ordering information details for all samples available to date are summarized in Section 4.3.

4.4 Device moisture-sensitivity level

Plastic-encapsulated surface mount packages are susceptible to damage induced by absorbed moisture and high temperature. The latest IPC/JEDEC J-STD-020 standard revision for moisture-sensitivity qualification is followed. **The WGR7640 devices are classified as MSL 1 at 260°C.** This is the MSL classification temperature, which is defined as the minimum temperature of moisture sensitivity testing during device qualification.

Additional MSL information is included in:

- Section 5.2 – Storage
- Section 5.2.3 – Handling
- Section 7.1 – Reliability qualifications summary

4.5 Thermal characteristics

The WGR7640 device has typical thermal resistances as listed in Table 4-3.

Table 4-3 Device thermal resistance⁵

Parameter		Comments	Typ	Unit
θ_{JA}	Thermal resistance, J-to-A	Junction-to-ambient (still air) ⁶	69.4	°C/W
θ_{JC}	Thermal resistance, J-to-C	Junction-to-case ⁷	19.39	°C/W

⁵Thermal resistance values vary with die power dissipation. The specified values are calculated using a power dissipation estimate of 33 mW for the RF CMOS die.

⁶Junction-to-ambient thermal resistance (θ_{JA}) is calculated based upon the maximum die junction temperature and the total package power dissipation; ambient temperature is 20°C.

⁷Junction-to-case thermal resistance (θ_{JC}) applies to situations in which nearly all the heat flows out the top of the package.

5 Carrier, Storage, and Handling Information

Information about the shipping carrier and storing and handling information for the WGR7640 IC is presented in this chapter.

5.1 Carrier

5.1.1 Tape and reel information

The single-feed tape carrier for the WGR7640 device is 8 mm and the parts are placed on the tape with a 4 mm pitch. The reels are 330 mm (13 inches) in diameter with 178 mm (7-inch) hubs. Each reel can contain up to 5000 devices.




Figure 5-1 Carrier tape drawing with part orientation

The carrier tape and reel features conform to the EIA-481 standard:

- 8 mm through 200 mm embossed carrier taping
- 8 mm or 12 mm punched carrier taping of the surface mount components for automatic handling

Tape-handling recommendations are shown in [Figure 5-2](#).




Figure 5-2 Tape handling

5.2 Storage

5.2.1 Storage conditions

The WGR7640 devices, as delivered in tape and reel carriers, must be stored in sealed, moisture barrier, anti-static bags. The calculated shelf life in a sealed moisture bag is 60 months; this value requires an ambient temperature less than 40°C and relative humidity less than 90%.

The following shipping and storage conditions for the WLNSP reel inside the sealed bag are recommended:

- Relative humidity between 15% and 70%
- Temperature – room temperature lower than 30°C
- Atmosphere – a nitrogen dry cabinet is highly preferred

5.2.2 Out-of-bag duration

The factory floor life of when the WGR7640 IC must be soldered to a PCB does not depend upon the opening of the moisture barrier bag (MBB).

NOTE: The factory must provide an ambient temperature less than 30°C and relative humidity less than 60%, as specified in the IPC/JEDEC J-STD-033 standard.

5.2.3 Handling

Tape handling was discussed in [Section 5.1.1](#). Other handling guidelines are presented below.

5.2.3.1 Tools and PCB rework

- Do not use hard-tip tweezers, as they may damage the WLNSP. A vacuum tip to handle the WLNSP is recommended.
- Carefully select the appropriate pickup tool to avoid any damage during the SMT process.
- Proceed with caution when reworking or tuning components that are near the WLNSP.

5.2.4 Electrostatic discharge

Electrostatic discharge (ESD) occurs naturally in laboratory and factory environments. An established high-voltage potential is always at risk of discharging to a lower potential. If this discharge path is through a semiconductor device, destructive damage may result.

ESD countermeasures and handling methods must be developed and used to control the factory environment at each manufacturing site.

This product must be handled according to the ESD Association standard: ANSI/ESD S20.20-1999, *Protection of Electrical and Electronic Parts, Assemblies, and Equipment*.

Refer to Chapter 7 for the WGR7640 device ESD ratings.

6 PCB Mounting Guidelines

6.1 Land pad and stencil design

The land pattern and stencil recommendations are based upon characterizations using lead-free solder pastes on a eight-layer test PCB and a 100 micron-thick stencil. The PCB land pattern size and stencil design for the 17 WLNSP are the same for either NSMD or SMD PCB pads.

6.2 Daisy-chain interconnect drawing

Daisy-chain packages use the same processes and materials as actual products. The daisy-chain interconnect drawing shows how packages should be attached to a characterization PCB. All SMT development described in the following section can be performed using daisy-chain packages. A bias can be applied, and solder-joint resistance can be monitored.

6.3 SMT development and characterization

The information presented in this section describes board-level characterization process parameters. It is included to assist customers when starting their SMT process development; it is not intended to be a specification for customer SMT processes.

Characterization tests attempt to optimize the SMT process for the best board-level reliability possible. This is done by performing physical tests on evaluation boards, which may include:

- Bend cycle
- Drop shock
- Temperature cycling
- Cyclic bend

Characterizing the land patterns according to each customer's processes, materials, equipment, stencil design, and reflow profile **prior to PCB production** is recommended. Review the land pattern and stencil pattern design recommendations in Section 6.1 as a guide for characterization.

Optimizing the solder stencil pattern design and print process is critical to ensure print uniformity, decrease voiding, and increase board-level reliability.

Reflow profile conditions typically used for lead-free systems are shown in [Table 6-1](#).

Table 6-1 Typical SMT reflow profile conditions (for reference only)

Profile stage	Description	Lead-free (high-temp) condition limits
Preheat	Initial ramp	3°C/sec max
Soak	Dry out and flux activation	150°C to 190°C 60 to 75 sec
Ramp	Transition from soak to reflow	190°C to 220°C < 30 sec
Reflow	Time above solder paste melting point	50 to 70 sec
	SMT peak package body temperature	245°C
Cool down	Cool rate – ramp to ambient	6°C/sec max

6.4 SMT peak package body temperature

Factory floor-life prior to solder-attach is addressed within Section [5.2.2, Out-of-bag duration](#).

The following limits during the SMT board-level solder attach process are recommended:

- SMT peak package body temperature of 250°C – the temperature that should not be exceeded as measured on the package body’s top surface
- Maximum duration of 40 seconds at this temperature

Although the solder paste manufacturers’ recommendations for optimum temperature and duration for solder reflow should be followed, the recommended limits must not be exceeded.

6.5 SMT process verification

Verification of the SMT process prior to high-volume PCB fabrication is recommended, including:

- Electrical continuity
- X-ray inspection of the package installation for proper alignment, solder voids, solder balls, and solder bridging
- Visual inspection
- Cross-section inspection of solder joints to confirm registration, fillet shape, and print volume (insufficient, acceptable, or excessive)

7 Part Reliability

7.1 Reliability qualifications summary

Table 7-1 WGR7640 reliability evaluation

Tests, standards, and conditions	Sample size	Results
Average failure rate (AFR) in FIT (λ); failure in billion device-hours HTOL: JESD22-A108-C Use conditions: temperature: 55°C, voltage: 1.3 V	623	22 FIT
Mean time to failure (MTTF); $t = 1/\lambda$ in million hours	623	45 Mhrs
ESD – human-body model (HBM) rating JESD22-A114-B	3	2000 V
ESD – charge-device model (CDM) rating JESD22-C101-C	3	500 V
Latch-up (I test): EIA/JESD78A Trigger current: ± 100 mA Temperature = 85°C	6	Pass
Latch-up (Vsupply overvoltage): EIA/JESD78 Trigger voltage: 2.07 V Temperature: 85°C	6	Pass
Moisture resistance test (MRT): J-STD-020D.01 Reflow @ 260 ± 5 °C	480	MSL1
Temperature cycle: JESD22-A104-C Temperature: -55 to 125°C Number of cycles: 1000 Soak time at min/max temperature: 5 minutes Cycle rate: 2 cycles per hour (CPH) Preconditioning: JESD22-A113-E MSL: 1; reflow temperature: 260°C	240	Pass
Unbiased highly accelerated stress test (UHAST) JESD22-A118; time = 96 hours Preconditioning: JESD22-A113-E MSL: 1; reflow temperature: 260°C	240	Pass

Tests, standards, and conditions	Sample size	Results
High-temperature storage life: JESD22-A103-C Temperature = 150°C; time = 1000 hours	240	Pass
Flammability: UL-STD-94 Flammability test – not required		See note 1
Solder ball shear: JESD22-B117	15	Pass

Note:

1. WGR7640 ICs are exempt from the flammability requirements due to their sizes, per UL/EN 60950-1, as long as they are mounted on materials rated V-1 or better. Most PWBs onto which QCA ICs are mounted are rated V-0 (which is better than V-1).

7.2 Qualification sample description

Device characteristics

- Device name: WGR7640
- Package type: 17 WLNSP
- Package body size: 2.07 mm × 1.51 mm × 0.63 mm
- Lead count: 17
- Lead composition: SAC405
- Process: 65 nm RF CMOS
- Fab sites: TSMC F12
- Assembly sites: TSMC
- Solder ball pitch: 0.4 mm

EXHIBIT 1

PLEASE READ THIS LICENSE AGREEMENT (“AGREEMENT”) CAREFULLY. THIS AGREEMENT IS A BINDING LEGAL AGREEMENT ENTERED INTO BY AND BETWEEN YOU (OR IF YOU ARE ENTERING INTO THIS AGREEMENT ON BEHALF OF AN ENTITY, THEN THE ENTITY THAT YOU REPRESENT) AND QUALCOMM TECHNOLOGIES, INC. (“QTI” “WE” “OUR” OR “US”). THIS IS THE AGREEMENT THAT APPLIES TO YOUR USE OF THE DESIGNATED AND/OR ATTACHED DOCUMENTATION AND ANY UPDATES OR IMPROVEMENTS THEREOF (COLLECTIVELY, “MATERIALS”). BY USING OR COMPLETING THE INSTALLATION OF THE MATERIALS, YOU ARE ACCEPTING THIS AGREEMENT AND YOU AGREE TO BE BOUND BY ITS TERMS AND CONDITIONS. IF YOU DO NOT AGREE TO THESE TERMS, QTI IS UNWILLING TO AND DOES NOT LICENSE THE MATERIALS TO YOU. IF YOU DO NOT AGREE TO THESE TERMS YOU MUST DISCONTINUE AND YOU MAY NOT USE THE MATERIALS OR RETAIN ANY COPIES OF THE MATERIALS. ANY USE OR POSSESSION OF THE MATERIALS BY YOU IS SUBJECT TO THE TERMS AND CONDITIONS SET FORTH IN THIS AGREEMENT.

1.1 **License.** Subject to the terms and conditions of this Agreement, including, without limitation, the restrictions, conditions, limitations and exclusions set forth in this Agreement, Qualcomm Technologies, Inc. (“QTI”) hereby grants to you a nonexclusive, limited license under QTI’s copyrights to use the attached Materials; and to reproduce and redistribute a reasonable number of copies of the Materials. You may not use Qualcomm Technologies or its affiliates or subsidiaries name, logo or trademarks; and copyright, trademark, patent and any other notices that appear on the Materials may not be removed or obscured. QTI shall be free to use suggestions, feedback or other information received from You, without obligation of any kind to You. QTI may immediately terminate this Agreement upon your breach. Upon termination of this Agreement, Sections 1.2-4 shall survive.

1.2 **Indemnification.** You agree to indemnify and hold harmless QTI and its officers, directors, employees and successors and assigns against any and all third party claims, demands, causes of action, losses, liabilities, damages, costs and expenses, incurred by QTI (including but not limited to costs of defense, investigation and reasonable attorney’s fees) arising out of, resulting from or related to: (i) any breach of this Agreement by You; and (ii) your acts, omissions, products and services. If requested by QTI, You agree to defend QTI in connection with any third party claims, demands, or causes of action resulting from, arising out of or in connection with any of the foregoing.

1.3 **Ownership.** QTI (or its licensors) shall retain title and all ownership rights in and to the Materials and all copies thereof, and nothing herein shall be deemed to grant any right to You under any of QTI’s or its affiliates’ patents. You shall not subject the Materials to any third party license terms (e.g., open source license terms). You shall not use the Materials for the purpose of identifying or providing evidence to support any potential patent infringement claim against QTI, its affiliates, or any of QTI’s or QTI’s affiliates’ suppliers and/or direct or indirect customers. QTI hereby reserves all rights not expressly granted herein.

1.4 **WARRANTY DISCLAIMER.** YOU EXPRESSLY ACKNOWLEDGE AND AGREE THAT THE USE OF THE MATERIALS IS AT YOUR SOLE RISK. THE MATERIALS AND TECHNICAL SUPPORT, IF ANY, ARE PROVIDED “AS IS” AND WITHOUT WARRANTY OF ANY KIND, WHETHER EXPRESS OR IMPLIED. QTI ITS LICENSORS AND AFFILIATES MAKE NO WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THE MATERIALS OR ANY OTHER INFORMATION OR DOCUMENTATION PROVIDED UNDER THIS AGREEMENT, INCLUDING BUT NOT LIMITED TO ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE OR AGAINST INFRINGEMENT, OR ANY EXPRESS OR IMPLIED WARRANTY ARISING OUT OF TRADE USAGE OR OUT OF A COURSE OF DEALING OR COURSE OF PERFORMANCE. NOTHING CONTAINED IN THIS AGREEMENT SHALL BE CONSTRUED AS (I) A WARRANTY OR REPRESENTATION BY QTI, ITS LICENSORS OR AFFILIATES AS TO THE VALIDITY OR SCOPE OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT OR (II) A WARRANTY OR REPRESENTATION BY QTI THAT ANY MANUFACTURE OR USE WILL BE FREE FROM INFRINGEMENT OF PATENTS, COPYRIGHTS OR OTHER INTELLECTUAL PROPERTY RIGHTS OF OTHERS, AND IT SHALL BE THE SOLE RESPONSIBILITY OF YOU TO MAKE SUCH DETERMINATION AS IS NECESSARY WITH RESPECT TO THE ACQUISITION OF LICENSES UNDER PATENTS AND OTHER INTELLECTUAL PROPERTY OF THIRD PARTIES.

1.5 **LIMITATION OF LIABILITY.** IN NO EVENT SHALL QTI, QTI’S AFFILIATES OR ITS LICENSORS BE LIABLE TO YOU FOR ANY INCIDENTAL, CONSEQUENTIAL OR SPECIAL DAMAGES, INCLUDING BUT NOT LIMITED TO ANY LOST PROFITS, LOST SAVINGS, OR OTHER INCIDENTAL DAMAGES, ARISING OUT OF THE USE OR INABILITY TO USE, OR THE DELIVERY OR FAILURE TO DELIVER, ANY OF THE MATERIALS, OR ANY BREACH OF ANY OBLIGATION UNDER THIS AGREEMENT, EVEN IF QTI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. THE FOREGOING LIMITATION OF LIABILITY SHALL REMAIN IN FULL FORCE AND EFFECT REGARDLESS OF WHETHER YOUR REMEDIES HEREUNDER ARE DETERMINED TO HAVE FAILED OF THEIR ESSENTIAL PURPOSE. THE ENTIRE LIABILITY OF QTI, QTI’S AFFILIATES AND ITS LICENSORS, AND THE SOLE AND EXCLUSIVE REMEDY OF YOU, FOR ANY CLAIM OR CAUSE OF ACTION ARISING HEREUNDER (WHETHER IN CONTRACT, TORT, OR OTHERWISE) SHALL NOT EXCEED US\$10.

2. **COMPLIANCE WITH LAWS; APPLICABLE LAW.** You agree to comply with all applicable local, international and national laws and regulations and with U.S. Export Administration Regulations, as they apply to the subject matter of this Agreement. This Agreement is governed by the laws of the State of California, excluding California’s choice of law rules.

3. **CONTRACTING PARTIES.** If the Materials are downloaded on any computer owned by a corporation or other legal entity, then this Agreement is formed by and between QTI and such entity. The individual accepting the terms of this Agreement represents and warrants to QTI that they have the authority to bind such entity to the terms and conditions of this Agreement.

4. **MISCELLANEOUS PROVISIONS.** This Agreement, together with all exhibits attached hereto, which are incorporated herein by this reference, constitutes the entire agreement between QTI and You and supersedes all prior negotiations, representations and agreements between the parties with respect to the subject matter hereof. No addition or modification of this Agreement shall be effective unless made in writing and signed by the respective representatives of QTI and You. The restrictions, limitations, exclusions and conditions set forth in this Agreement shall apply even if QTI or any of its affiliates becomes aware of or fails to act in a manner to address any violation or failure to comply therewith. You hereby acknowledge and agree that the restrictions, limitations, conditions and exclusions imposed in this Agreement on the rights granted in this Agreement are not a derogation of the benefits of such rights. You further acknowledges that, in the absence of such restrictions, limitations, conditions and exclusions, QTI would not have entered into this Agreement with You. Each party shall be responsible for and shall bear its own expenses in connection with this Agreement. If any of the provisions of this Agreement are determined to be invalid, illegal, or otherwise unenforceable, the remaining provisions shall remain in full force and effect. This Agreement is entered into solely in the English language, and if for any reason any other language version is prepared by any party, it shall be solely for convenience and the English version shall govern and control all aspects. If You are located in the province of Quebec, Canada, the following applies: The Parties hereby confirm they have requested this Agreement and all related documents be prepared in English.