For additional information or to submit technical questions, go to: https://www.96boards.org/DragonBoard410c/forum

Qualcomm Snapdragon is a product of Qualcomm Technologies, Inc. Other Qualcomm products referenced herein are products of Qualcomm Technologies, Inc. or its subsidiaries.

DragonBoard, Qualcomm, and Snapdragon are trademarks of Qualcomm Incorporated, registered in the United States and other countries. Other product and brand names may be trademarks or registered trademarks of their respective owners.

This technical data may be subject to U.S. and international export, re-export, or transfer ("export") laws. Diversion contrary to U.S. and international law is strictly prohibited.

Use of this document is subject to the license set forth in Exhibit 1.

Qualcomm Technologies, Inc.
5775 Morehouse Drive
San Diego, CA 92121
U.S.A.

© 2017 Qualcomm Technologies, Inc. and/or its affiliated companies. All rights reserved.
## Revision History

<table>
<thead>
<tr>
<th>Revision</th>
<th>Date</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>November 2017</td>
<td>Initial release</td>
</tr>
</tbody>
</table>
Introduction
Overview

• At the end of this presentation, you will understand the APQ8016E system power management architecture, features, and modes.

• This document provides a description of chipset capabilities. Not all features are available, nor are all features supported in the software.

  **Note:** Enabling some features may require additional licensing fees.
Power Management Software Architecture
The following figure depicts a high-level view of the software architecture. The flow between interfaces is explained in slides 9 and 10 Architecture flow.
1. High-level operating system (HLOS) application interface
   - Determines the applications that run using the interface.
   - Handles display and backlight.
   - Provides a way to influence system-wide suspend. Currently for the Android devices, it is done via command prompt:
     - `echo mem > /sys/power/autosleep`

2. APSS power infrastructure interface
   - Enables usage for multimedia clients such as audio, video, display, low-power audio subsystem (LPASS) and so on. The clients that use the interface are determined by HLOS.
   - The interface is much richer than the HLOS application interface and allows all the software drivers and middleware that control hardware to request the required power resources, for example, CPU, bus bandwidth, and so on.

3. QTI native power infrastructure interface.
   - Acts as an interface to the power infrastructure used by clients on processors other than the APSS. This interface must be the same across different processors.
4. RPM interface
   – Enables the interprocessor communication interface between RPM and the other processors in the system. It is a shared memory interface. All software components access this interface through the RPM driver.
   – Handles requests for shared resources.

5. Hardware interface
   – Acts as the hardware-software interface.
   – Enables all the hardware drivers to access the hardware. For example, it enables the PMIC drivers to set the PMIC voltages or clocks.
Power Management Software
Features
• **XO Shutdown mode**
  - A low-power mode that helps in reducing the power consumption when the device is idle.
  - During this mode, the core crystal oscillator (CXO) buffers at PMIC are switched off, leaving CXO running.
  - CXO still needs to be generated as it generates the 32 kHz sleep clock in PMIC.
  - No clock is fed to APQ except the 32 kHz sleep clock, which is required for the always-on processor.
  - To enter XO shutdown, all master processors must be in the Power Collapse mode and respective master dedicated clocks should be switched off, and shared clocks should have the off vote from their clients.

• **Vdd minimization**
  - Deepest low-power mode that can be achieved in the system by minimizing the digital rail (VddCx) and memory rail (VddMx) to their lowest possible voltage.
  - When Vdd minimization is achieved, the chip is not operational, except for detecting wake-up interrupt/timer expiration; however, all hardware (supplied by VddCx or VddMx) states are still maintained. These two power domains cannot be power-collapsed, so they are put to a lower voltage that can sustain the contents in memories.
  - Lowering the voltage saves leakage current, and therefore, reduces the power consumption when device is idle.
  - To enter Vdd minimization, all master processors should vote for XO Shutdown as well as retention voltages on VddCx or VddMx voltage rails.
Power Management Software Features (2 of 5)

- **Static voltage scaling (SVS)**
  - The voltage can be scaled when the performance needs of the chip are scaled.
  - This feature helps run the device at lower voltages when device performance needs are lower and thus helps in reducing power consumption.

- **Processor power collapse**
  - A processor uses the SPM hardware to power collapse. This removes power to the processor core.
  - When the processor no longer performs, the Sleep task runs. Within Sleep, the SPM is set up and the software wait for interrupt (SWFI) instruction is executed. This sends a signal to the SPM to start the SPM state machine, and this state machine continues the power-down process.

- **DCVS**
  - The DCVS technique is used to lower or raise the voltage when performance changes are made to the core, which cause the frequency requirements to drop or rise.
  - This feature helps to reduce the leakage current during active use cases.
Power Management Software Features (3 of 5)

- CPU DCVS with MP-decision
  - The MP-decision algorithm is a user space algorithm that monitors the load on CPUs to determine if any additional cores should be powered-up or a core needs to be power-collapsed.
  - MP-decision can hotplug a core depending on the thermal conditions.
  - DCVS (CPU frequency governor)
    - Scales the clock to a minimum frequency for all the active cores that meet the required quality of service (QoS).
    - Adjusts the corresponding (statically determined) voltage.
    - Depending on the temperature of the core, DCVS can cap the maximum operating frequency of the CPU.
Power Management Software Features (4 of 5)

- Host subsystem DCVS
  - Also referred as CPU dynamics, it scales the CPU clock based on the measured CPU utilization and million instructions per second (MIPS) request from the clients. As a consequence of a CPU clock change, CPU dynamics makes implicitly instantaneous bus bandwidth requests to the bus arbiter for CPU data and instruction access from CPU to DDR.
  - The following table lists the supported frequencies that the host (Qualcomm Hexagon™ DSP) runs according to the load conditions:

<table>
<thead>
<tr>
<th>Hexagon DSP</th>
<th>Frequency (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>19.20</td>
</tr>
<tr>
<td></td>
<td>115.20</td>
</tr>
<tr>
<td></td>
<td>144.00</td>
</tr>
<tr>
<td></td>
<td>230.40</td>
</tr>
<tr>
<td></td>
<td>288.00</td>
</tr>
<tr>
<td></td>
<td>384.00</td>
</tr>
<tr>
<td></td>
<td>576.00</td>
</tr>
<tr>
<td></td>
<td>691.20</td>
</tr>
</tbody>
</table>
• GPU DCVS
  – This is a low overhead algorithm that dynamically scales the GPU frequency based on the load, and therefore, reduces the system power consumption for the active GPU use cases without negatively impacting the performance.
  – The following table lists all the supported frequencies for the GPU core. For more information, refer to Qualcomm Snapdragon 410E Processor APQ8016E Clock Plan (LM80-P0436-55).

<table>
<thead>
<tr>
<th>GPU</th>
<th>Frequency (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>19.200</td>
</tr>
<tr>
<td></td>
<td>50.000</td>
</tr>
<tr>
<td></td>
<td>80.000</td>
</tr>
<tr>
<td></td>
<td>100.000</td>
</tr>
<tr>
<td></td>
<td>160.00</td>
</tr>
<tr>
<td></td>
<td>177.780</td>
</tr>
<tr>
<td></td>
<td>200.000</td>
</tr>
<tr>
<td></td>
<td>266.670</td>
</tr>
<tr>
<td></td>
<td>310.00</td>
</tr>
<tr>
<td></td>
<td>400.000</td>
</tr>
</tbody>
</table>
Power Management Hardware Features
Power Management Hardware Features (1 of 2)

• Single CXO
  – The CXO at a frequency of 19.2 MHz acts as a source to the clocks supplied to different functional blocks on APQ SoC and is always on. Its buffers are turned off when the XO Shutdown mode is exercised.
  – The sleep clock is derived from CXO and is used to clock the always-on domains such as the MPM, parts of the host core, and timer circuits. The sleep clock, at a frequency of 32 kHz, is used when the device is in the XO Shutdown mode.

• Multiple voltage domains
  – VddMx: Represents the on-chip memories. This power domain is never switched off but can be minimized to a lower power, typically when APQ is in deep sleep.
  – VddCx: Represents all the digital logic circuits and cores of APQ that must retain a minimum voltage, even when APQ is in deep sleep (with XOs off).
  – VddApss: Supplies voltage to APSS cores and the respective L1 cache memories.
  – VddModem: Supplies voltage to the modem processor subsystem core.
Power Management Hardware Features (2 of 2)

- DDR Self-refresh
  - In the Self-refresh mode, the power state allows DDR to be the lowest idle mode. The voltage supply to the DDR power rail is minimized to reduce the leakage current and retain the contents of DDR.
  - DDR is configured to self-refresh during selection of XO Shutdown or Vdd Minimization low-power modes.

- Rapid bridge core power reduction (RBCPR)
  - It is the hardware block that provides a feedback loop to optimize the voltage setting for a core.
  - RBCPR hardware uses the sensors embedded in APQ that provide real-time feedback on the chip performance based on the process and temperature.
  - Closed-loop feedback is processed by the software to make granular-level voltage adjustments.
  - RBCPR helps to reduce power consumption for active use cases by reducing voltage of a core.

- Global distributed head switch (GDHS) and bulk head switch (BHS)
  - For processors on shared domain that do not have a dedicated power rail and therefore, share one power rail, GDHS and BHS circuits are provided to enable individual power-collapse.
Power Management Modes
• SWFI
  – SWFI is an ARM-supported instruction. After execution, ARM will be in Halt state and the clock is gated for the individual core.
  – CPU core SWFI is done through ARM WFI instruction. CPU internal memory including CPU registers, and L1 and L2 cache contents is fully maintained. Before entering the SWFI state, the memory access is completed to avoid potential deadlocks. If the memory access causes an interrupt, the CPU core maintains the L2 coherence. While in SWFI state, all debug channels such as JTAG and ETM are active. Any debug request can wake up the CPU core.
  – Qualcomm generic interrupt controller (QGIC) and timers associated with the CPU core in the SWFI state are active. Any interrupts and activated timers can get the CPU core out of the SWFI state. Once restored, the CPU core can continue on the idle tasks.
  – SWFI state is entered during system suspend if power collapse is not enabled for the system suspend.
  – SWFI state is entered during system idle if power collapse exit latency cannot meet the PM_QoS_DMA_Latency requirement.
Low-Power Modes in Applications CPU Subsystem (2 of 3)

• Stand-alone power collapse (without RPM notification)
  – In this state, the CPU core power rail is off and the clock is gated while the shared resources
    (XO buffers, L2 cache, VddCx, and VddMx) remain intact. However, the CPU core internal memory
    (registers and L1 cache) contents are lost. When interrupts wake the CPU core, the voltage and clock
    are restored and the CPU core goes through the warm boot sequence, and continues execution from
    where it had halted on power collapse entry. Compared to SWFI, the extra latency is added because
    of the CPU core power-off and restore, and required warm boot sequence.

• Power collapse (with RPM notification)
  – Similar to stand-alone power collapse, the CPU core power rail and clock are off during this state.
    The RPM is notified of the CPU core power state change and the shared resources power state is
    impacted.
  – After RPM is notified of the shared resources required by the CPU core, the CPU core issues the WFI
    instruction to kick off the power collapse sequence.
Low-Power Modes in Applications CPU Subsystem (3 of 3)

- Invocation of low-power mode
  - Hotplugging – CPU can go into the Low-power mode through hotplugging.
    - The Linux CPU hotplug provides the option to turn nonboot CPUs online or offline to user space processes.
    - MP-decision process can hotplug the core based on the CPU load. Core can be removed or brought back through a file node (/sys/devices/system/cpuX/online) access.
  - Idle – A state with no thread to run; the Low-power mode is selected in sleep task based on the following:
    - PM_QoS_DAM_Latency requirement.
    - Long idle residency to break even on energy cost.
    - Minimal impact on current system performance.
  - Suspend – Invoked by the user or user interface; Once invoked, the deepest available Low-power mode is selected.
C-States and CPU Low-Power Modes

- C-state is CPU idle state with different power levels. The larger the C-state number, the lower the steady state power level, and higher the latency and energy cost of entry and exit.
- The steady-state power level, entry and exit latency, and energy cost depends on the platform chipset hardware architecture and implementation (For example, CPU core, digital core, bus, memory leakage, or PMIC efficiency).
- With more supported C-states, a finer tradeoff can be made between power consumption and performance. The following table lists the C-states implemented on the APQ8016E chipset.

<table>
<thead>
<tr>
<th>C-state</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
</table>
| C0      | Halt/SWFI                                  | • CPU core clock domains are off  
• Power domains and QGIC clocks are on  
• VddMx and VddCx are the active voltages |
| C1      | Stand-alone power collapse (GDHS)         | • CPU core clock domains and power domains are off  
• QGIC clock, CXO, or L2 cache on.  
• VddMx and VddCx are the active voltages |
| C2      | Power collapse with the RPM notification  | • CPU core clock domains and power domains CXO and L2 cache are off.  
• VddMx and VddCx vote for retention voltages. |
Low-Power Modes in Modem Subsystem

- DSP subsystem supports multiple low-power modes such as Power Collapse, WFI, L2 Retention and Non-retention. The sleep module enables the system to enter these modes based on latency and power penalty to enter or exit these modes.

- **Power Collapse**
  - Ensures complete power collapse of all the hardware blocks, which helps to reduce the hardware leakages.
  - During power collapse enter and exit calls, the modem hardware performs modem PLL on/off, and CPU clock save or restore.

- **WFI**
  - Similar to the WFI instruction on ARM, DSP subsystem offers a WAIT instruction that can bring the processor to a Low-power mode.
  - In this mode, the processor clock stops and no instruction is fetched and executed. However, the register states are preserved. When the *wait* instruction is executed, the thread to be idled should complete the packet it is processing before entering the Wait mode.

- **L2 Retention and Non-retention**
  - DSP subsystem has L1 and L2 cache, and L1 cache is maintained in the Processor WFI mode. L2 is power-collapsed when the processor is power-collapsed.
  - L2 cache can be in either Retention or Non-retention mode when the processor is power collapsed.
Support
## Acronyms (1 of 2)

<table>
<thead>
<tr>
<th>Acronym or term</th>
<th>Expansion</th>
</tr>
</thead>
<tbody>
<tr>
<td>ACPM</td>
<td>Audio clock and power manager</td>
</tr>
<tr>
<td>APSS</td>
<td>Applications processor subsystem</td>
</tr>
<tr>
<td>BHS</td>
<td>Bulk head switch</td>
</tr>
<tr>
<td>CNSS</td>
<td>Connectivity subsystem</td>
</tr>
<tr>
<td>CPR</td>
<td>Core power reduction</td>
</tr>
<tr>
<td>CXO</td>
<td>Core crystal oscillator</td>
</tr>
<tr>
<td>DCVS</td>
<td>Dynamic clock and voltage scaling</td>
</tr>
<tr>
<td>DDR</td>
<td>Double data rate</td>
</tr>
<tr>
<td>GDHS</td>
<td>Global distributed head switch</td>
</tr>
<tr>
<td>HLOS</td>
<td>High-level operating system</td>
</tr>
<tr>
<td>LPASS</td>
<td>Low-power audio subsystem</td>
</tr>
<tr>
<td>MCA</td>
<td>Modem clock aggregator</td>
</tr>
<tr>
<td>MCPM</td>
<td>Modem clock and power manager</td>
</tr>
<tr>
<td>MIPS</td>
<td>Million instructions per second</td>
</tr>
<tr>
<td>MPM</td>
<td>Modem power manager</td>
</tr>
</tbody>
</table>
### Acronyms (2 of 2)

<table>
<thead>
<tr>
<th>Acronym or term</th>
<th>Expansion</th>
</tr>
</thead>
<tbody>
<tr>
<td>QGIC</td>
<td>Qualcomm generic interrupt controller</td>
</tr>
<tr>
<td>QoS</td>
<td>Quality of service</td>
</tr>
<tr>
<td>RBCPR</td>
<td>Rapid bridge core power reduction</td>
</tr>
<tr>
<td>RPM</td>
<td>Resource power manager</td>
</tr>
<tr>
<td>SPM</td>
<td>Subsystem power manager</td>
</tr>
<tr>
<td>SVS</td>
<td>Static voltage scaling</td>
</tr>
<tr>
<td>SWFI</td>
<td>Software wait for interrupt</td>
</tr>
<tr>
<td>TLMM</td>
<td>Top-level mode multiplexer</td>
</tr>
<tr>
<td>ULT</td>
<td>Ultra low tier</td>
</tr>
</tbody>
</table>
PLEASE READ THIS LICENSE AGREEMENT (“AGREEMENT”) CAREFULLY. THIS AGREEMENT IS A BINDING LEGAL AGREEMENT ENTERED INTO BY AND BETWEEN YOU (OR IF YOU ARE ENTERING INTO THIS AGREEMENT ON BEHALF OF AN ENTITY, THEN THE ENTITY THAT YOU REPRESENT) AND QUALCOMM TECHNOLOGIES, INC. (“QTI” “WE” “OUR” OR “US”), THIS IS THE AGREEMENT THAT APPLIES TO YOUR USE OF THE DESIGNATED AND/OR ATTACHED DOCUMENTATION AND ANY UPDATES OR IMPROVEMENTS THEREOF (COLLECTIVELY, “MATERIALS”). BY USING OR COMPLETING THE INSTALLATION OF THE MATERIALS, YOU ARE ACCEPTING THIS AGREEMENT AND YOU AGREE TO BE BOUND BY ITS TERMS AND CONDITIONS. IF YOU DO NOT AGREE TO THESE TERMS, QTI IS UNWILLING TO AND DOES NOT LICENSE THE MATERIALS TO YOU. IF YOU DO NOT AGREE TO THESE TERMS YOU MUST DISCONTINUE AND YOU MAY NOT USE THE MATERIALS OR RETAIN ANY COPIES OF THE MATERIALS. ANY USE OR POSSESSION OF THE MATERIALS BY YOU IS SUBJECT TO THE TERMS AND CONDITIONS SET FORTH IN THIS AGREEMENT.

License. Subject to the terms and conditions of this Agreement, including, without limitation, the restrictions, conditions, limitations and exclusions set forth in this Agreement, Qualcomm Technologies, Inc. (“QTI”) hereby grants to you a nonexclusive, limited license under QTI’s copyrights to use the attached Materials; and to reproduce and redistribute a reasonable number of copies of the Materials. You may not use Qualcomm Technologies or its affiliates or subsidiaries name, logo or trademarks; and copyright, trademark, patent and any other notices that appear on the Materials may not be removed or obscured. QTI shall be free to use suggestions, feedback or other information received from You, without obligation of any kind to You. QTI may immediately terminate this Agreement upon your breach. Upon termination of this Agreement, Sections 1.2-4 shall survive.

Indemnification. You agree to indemnify and hold harmless QTI and its officers, directors, employees and successors and assigns against any and all third party claims, demands, causes of action, losses, liabilities, damages, costs and expenses, incurred by QTI (including but not limited to costs of defense, investigation and reasonable attorney’s fees) arising out of, resulting from or related to: (i) any breach of this Agreement by You; and (ii) your acts, omissions, products and services. If requested by QTI, You agree to defend QTI in connection with any third party claims, demands, or causes of action resulting from, arising out of or in connection with any of the foregoing.

Ownership. QTI (or its licensors) shall retain title and all ownership rights in and to the Materials and all copies thereof, and nothing herein shall be deemed to grant any right to You under any of QTI’s or its affiliates’ patents. You shall not subject the Materials to any third party license terms (e.g., open source license terms). You shall not use the Materials for the purpose of identifying or providing evidence to support any potential patent infringement claim against QTI, its affiliates, or any of QTI’s or QTI’s affiliates’ suppliers and/or direct or indirect customers. QTI hereby reserves all rights not expressly granted herein.

WARRANTY DISCLAIMER. YOU EXPRESSLY ACKNOWLEDGE AND AGREE THAT THE USE OF THE MATERIALS IS AT YOUR SOLE RISK. THE MATERIALS AND TECHNICAL SUPPORT, IF ANY, ARE PROVIDED “AS IS” AND WITHOUT WARRANTY OF ANY KIND, WHETHER EXPRESS OR IMPLIED. QTI ITS LICENSORS AND AFFILIATES MAKE NO WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THE MATERIALS OR ANY OTHER INFORMATION OR DOCUMENTATION PROVIDED UNDER THIS AGREEMENT, INCLUDING BUT NOT LIMITED TO ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE OR AGAINST INFRINGEMENT, OR ANY EXPRESS OR IMPLIED WARRANTY ARISING OUT OF TRADE USAGE OR OUT OF A COURSE OF DEALING OR COURSE OF PERFORMANCE. NOTHING CONTAINED IN THIS AGREEMENT SHALL BE CONSTRUED AS (I) A WARRANTY OR REPRESENTATION BY QTI, ITS LICENSORS OR AFFILIATES AS TO THE VALIDITY OR SCOPE OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT OR (II) A WARRANTY OR REPRESENTATION BY QTI THAT ANY MANUFACTURE OR USE WILL BE FREE FROM INFRINGEMENT OF PATENTS, COPYRIGHTS OR OTHER INTELLECTUAL PROPERTY RIGHTS OF OTHERS, AND IT SHALL BE THE SOLE RESPONSIBILITY OF YOU TO MAKE SUCH DETERMINATION AS IS NECESSARY WITH RESPECT TO THE ACQUISITION OF LICENSES UNDER PATENTS AND OTHER INTELLECTUAL PROPERTY OF THIRD PARTIES.

LIMITATION OF LIABILITY. IN NO EVENT SHALL QTI, QTI’S AFFILIATES OR ITS LICENSORS BE LIABLE TO YOU FOR ANY INCIDENTAL, CONSEQUENTIAL OR SPECIAL DAMAGES, INCLUDING BUT NOT LIMITED TO ANY LOST PROFITS, LOST SAVINGS, OR OTHER INCIDENTAL DAMAGES, ARISING OUT OF THE USE OR INABILITY TO USE, OR THE DELIVERY OR FAILURE TO DELIVER, ANY OF THE MATERIALS, OR ANY BREACH OF ANY OBLIGATION UNDER THIS AGREEMENT, EVEN IF QTI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. THE FOREGOING LIMITATION OF LIABILITY SHALL REMAIN IN FULL FORCE AND EFFECT REGARDLESS OF WHETHER YOUR REMEDIES HEREUNDER ARE DETERMINED TO HAVE FAILED OF THEIR ESSENTIAL PURPOSE. THE ENTIRE LIABILITY OF QTI, QTI’S AFFILIATES AND ITS LICENSORS, AND THE SOLE AND EXCLUSIVE REMEDY OF YOU, FOR ANY CLAIM OR CAUSE OF ACTION ARISING HEREUNDER (WHETHER IN CONTRACT, TORT, OR OTHERWISE) SHALL NOT EXCEED US$10.

COMPLIANCE WITH LAWS; APPLICABLE LAW. You agree to comply with all applicable local, national and international laws and regulations and with U.S. Export Administration Regulations, as they apply to the subject matter of this Agreement. This Agreement is governed by the laws of the State of California, excluding California’s choice of law rules.

CONTRACTING PARTIES. If the Materials are downloaded on any computer owned by a corporation or other legal entity, then this Agreement is formed by and between QTI and such entity. The individual accepting the terms of this Agreement represents and warrants to QTI that they have the authority to bind such entity to the terms and conditions of this Agreement.

MISCELLANEOUS PROVISIONS. This Agreement, together with all exhibits attached hereto, which are incorporated herein by this reference, constitutes the entire agreement between QTI and You and supersedes all prior negotiations, representations and agreements between the parties with respect to the subject matter hereof. No addition or modification of this Agreement shall be effective unless made in writing and signed by the respective representatives of QTI and You. The restrictions, limitations, exclusions and conditions set forth in this Agreement shall apply even if QTI or any of its affiliates becomes aware of or fails to act in a manner to address any violation or failure to comply therewith. You hereby acknowledge and agree that the restrictions, limitations, conditions and exclusions imposed in this Agreement on the rights granted in this Agreement are not a derogation of the benefits of such rights. You further acknowledges that, in the absence of such restrictions, limitations, conditions and exclusions, QTI would not have entered into this Agreement with You. Each party shall be responsible for and shall bear its own expenses in connection with this Agreement. If any of the provisions of this Agreement are determined to be invalid, illegal, or otherwise unenforceable, the remaining provisions shall remain in full force and effect. This Agreement is entered into solely in the English language, and if for any reason any other language version is prepared by any party, it shall be solely for convenience and the English version shall govern and control all aspects. If You are located in the province of Quebec, Canada, the following applies: The Parties hereby confirm they have requested this Agreement and all related documents be prepared in English.
Questions?

For additional information or to submit technical questions, go to https://www.96boards.org/DragonBoard410c/forum